View X9429WS16I_4143126.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 ? fn8248.3 caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. xdcp is a trademark of intersil americas inc. copyright intersil americas inc. 2005, 2008. all rights reserved all other trademarks mentioned are the property of their respective owners. x9429 low noise/low power/2-wire bus single digitally controlled potentiometer (xdcp?) the x9429 integrates a single digitally controlled potentiometer (xdcp) on a monolithic cmos integrated circuit. the digital controlled potentiometer is implemented using 63 resistive elements in a series array. between each element are tap points connected to the wiper terminal through switches. the position of the wiper on the array is controlled by the user through the 2-wire bus interface. the potentiometer has associated with it a volatile wiper counter register (wcr) and a four non-volatile data registers that can be directly written to and read by the user. the contents of the wcr controls the position of the wiper on the resistor array though the switches. power-up recalls the contents of the default data register (dr0) to the wcr. the xdcp can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing. features ? single voltage potentiometer ? 64 resistor taps ? 2-wire serial interface for write, read, and transfer operations of the potentiometer ? wiper resistance, 150w typical at 5v ? non-volatile storage of multiple wiper positions ? power-on recall. loads saved wiper position on power-up. ? standby current < 3a max ?v cc : 2.7v to 5.5v operation ? 2.5kw, 10kw total pot resistance ? endurance: 100,000 data changes per bit per register ? 100 yr. data retention ? 14 ld tssop, 16 ld soic ? low power cmos ? pb-free available (rohs compliant) block diagram v h /r h v l /r l v w /r w pot v cc v ss 2-wire bus address data status write read wiper 64-taps transfer 10k inc/dec control interface bus interface control power-on recall wiper counter register (wcr) data registers 4 bytes and data sheet october 13, 2008
2 fn8248.3 october 13, 2008 ordering information part number part marking v cc limits (v) potentiometer organization (k ) temp range (c) package pkg dwg. # x9429ws16* x9429ws 5 10% 10 0 to +70 16 ld soic (300 mil) m16.3 x9429ws16z* (note) x9429ws z 0 to +70 16 ld soic (300 mil) (pb-free) m16.3 X9429WS16I* x9429ws i -40 to +85 16 ld soic (300 mil) m16.3 X9429WS16Iz* (note) x9429ws z i -40 to +8 5 16 ld soic (300 mil) (pb-free) m16.3 x9429wv14 x9429 wv 0 to +70 14 ld tssop (4.4mm) m14.173 x9429wv14z* (note) x9429 wv z 0 to +70 14 ld tssop (4.4mm) (pb-free) m14.173 x9429wv14iz* (note) x9429 wv z i -40 to +85 14 ld tssop (4.4mm) (pb-free) m14.173 x9429wv14i* x9429 wv i -40 to +85 14 ld tssop (4.4mm) m14.173 x9429ys16* x9429ys 2.5 0 to +70 16 ld soic (300 mil) m16.3 x9429ys16z* (note) x9429ys z 0 to +70 16 ld soic (300 mil) (pb-free) m16.3 x9429ys16i* x9429ys i -40 to +85 16 ld soic (300 mil) m16.3 x9429ys16iz* (note) x9429ys z i -40 to +85 16 ld soic (300 mil) (pb-free) m16.3 x9429yv14* x9429yv 0 to +70 14 ld tssop (4.4mm) m14.173 x9429yv14z* (note) x9429 yvz 0 to +70 14 ld tssop (4.4mm) (pb-free) m14.173 x9429yv14i* x9429 yvi -40 to +85 14 ld tssop (4.4mm) m14.173 x9429yv14iz* (note) x9429 yvz i -40 to +85 14 ld tssop (4.4mm) (pb-free) m14.173 x9429ws16-2.7* x9429ws f 2.7 to 5.5 10 0 to +70 16 ld soic (300 mil) m16.3 x9429ws16z-2.7* (note) x9429ws zf 0 to +7 0 16 ld soic (300 mil) (pb-free) m16.3 X9429WS16I-2.7* x9429ws g -40 to +85 16 ld soic (300 mil) m16.3 X9429WS16Iz-2.7* (note) x9429ws zg -40 to +85 16 ld soic (300 mil) (pb-free) m16.3 x9429wv14-2.7* x9429 wvf 0 to +70 14 ld tssop (4.4mm) m14.173 x9429wv14z-2.7* (note) x9429 wvzf 0 to +70 14 ld tssop (4.4mm) (pb-free) m14.173 x9429wv14i-2.7 x9429 wv g -40 to +85 14 ld tssop (4.4mm) m14.173 x9429wv14iz-2.7* (note) x9429 wvz g -40 to +85 14 ld tssop (4.4mm) (pb-free) m14.173 x9429ys16-2.7* x9429ys f 2.5 0 to +70 16 ld soic (300 mil) m16.3 x9429ys16z-2.7* (note) x9429ys zf 0 to +70 16 ld soic (300 mil) (pb-free) m16.3 x9429ys16i-2.7* x9429ys g -40 to +85 16 ld soic (300 mil) m16.3 x9429ys16iz-2.7* (note) x9429ys zg -40 to +85 16 ld soic (300 mil) (pb-free) m16.3 x9429yv14-2.7* x9429 yvf 0 to +70 14 ld tssop (4.4mm) m14.173 x9429yv14z-2.7* (note) x9429 yvzf 0 to +70 14 ld tssop (4.4mm) (pb-free) m14.173 x9429yv14i-2.7* x9429 yvg -40 to +85 14 ld tssop (4.4mm) m14.173 x9429yv14iz-2.7* (note) x9429 yvzg -40 to +85 14 ld tssop (4.4mm) (pb-free) m14.173 *add "t1" suffix for tape and reel. **add "t1" suffix for tape and reel.please refer to tb347 for details on reel specification s. note: these intersil pb-free plas tic packaged products employ special pb-free mate rial sets, molding compounds/die attach materi als, and 100% matte tin plate plus anneal (e3 termination fi nish, which is rohs compliant and compatible with both snpb and pb-free soldering operations). intersil pb-free products are msl classified at pb-fr ee peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jed ec j std-020. x9429
3 fn8248.3 october 13, 2008 detailed functional diagram circuit level applications ? vary the gain of a voltage amplifier ? provide programmable dc reference voltages for comparators and detectors ? control the volume in audio circuits ? trim out the offset voltage error in a voltage amplifier circuit ? set the output voltage of a voltage regulator ? trim the resistance in wheatstone bridge circuits ? control the gain, characteristic frequency and q-factor in filter circuits ? set the scale factor and zero point in sensor signal conditioning circuits ? vary the frequency and duty cycle of timer ics ? vary the dc biasing of a pin diode attenuator in rf circuits ? provide a control variable (i, v, or r) in feedback circuits system level applications ? adjust the contrast in lcd displays ? control the power level of led transmitters in communication systems ? set and regulate the dc biasing point in an rf power amplifier in wireless systems ? control the gain in audio and home entertainment systems ? provide the variable dc bias for tuners in rf wireless systems ? set the operating points in temperature control systems ? control the operating point for sensors in industrial systems ? trim offset and gain errors in artificial intelligent systems v cc v ss wiper counter register (wcr) r h /v h r l /v l data r w /v w interface and control circuitry control 64--taps 10k power-on recall dr0 dr1 dr2 dr3 a0 scl sda a2 wp a3 x9429
4 fn8248.3 october 13, 2008 pinouts x9429 (14 ld tssop) top view x9429 (16 ld soic) top view pin assignments pin descriptions host interface pins serial clock (scl) the scl input is used to clock data into and out of the x9429. serial data (sda) sda is a bidirectional pin used to transfer data into and out of the device. it is an open drain output and may be wire-ored with any number of open drain or open collector outputs. an open drain output requires the use of a pull-up resistor. for selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph. device address (a 0 , a 2 , a 3 ) the address inputs are used to set the least significant 3 bits of the 8-bit slave address. a match in the slave address serial data stream must be made with the address input in order to initiate communication with the x9429. a maximum of 8 devices may occupy the 2-wire serial bus. potentiometer pins r h /v h , r l /v l the r h /v h and r l /v l inputs are equivalent to the terminal connections on either end of a mechanical potentiometer. r w /v w the wiper outputs are equival ent to the wiper output of a mechanical potentiometer. hardware write protect input wp the wp pin when low prevents nonvolatile writes to the data registers. principals of operation the x9429 is a highly integrated microcircuit incorporating a resistor array and its associated registers and counters and the serial interface logic providing direct communication between the host and t he xdcp potentiometers. serial interface the x9429 supports a bidirectional bus oriented protocol. the protocol defines any device that sends data onto the v cc r l /v l vss 1 2 3 4 5 6 7 8 14 13 12 11 10 9 nc r w /v w scl a2 r h /v h x9429 nc nc sda a3 wp a0 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 x9429 v cc r l /v l r w /v w r h /v h a3 wp a0 nc vss scl a2 nc sda nc nc nc tssop pin soic pin symbol brief description 1, 2, 3 12, 3, 7, 15 nc no connect 4 4 a2 device address for 2-wire bus. 5 5 scl serial clock for 2-wire bus. 6 6 sda serial data input/output for 2-wire bus. 78v ss system ground 89wp hardware write protect 9 10 a0 device address for 2-wire bus. 10 11 a3 device address for 2-wire bus. 11 12 r w /v w wiper terminal of the potentiometer. 12 13 r h /v h high terminal of the potentiometer. 13 14 r l /v l low terminal of the potentiometer. 14 16 v cc system supply voltage x9429
5 fn8248.3 october 13, 2008 bus as a transmitter and the receiving device as the receiver. the device controlling the transfer is a master and the device being controlled is the slave. the master will always initiate data transfers and provide the clock for both transmit and receive operations. therefore, the x9429 will be considered a slave device in all applications. clock and data conventions data states on the sda line can change only during scl low periods (t low ). sda state changes during scl high are reserved for indicating start and stop conditions. start condition all commands to the x9429 are preceded by the start condition, which is a high to low transition of sda while scl is high (t high ). the x9429 continuously monitors the sda and scl lines for the start condition and will not respond to any command until this condition is met. stop condition all communications must be terminated by a stop condition, which is a low-to-high transition of sda while scl is high. acknowledge acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. the transmitting device, either t he master or the slave, will release the sda bus after transmitting eight bits. the master generates a ninth clock cycle and during this period, the receiver pulls the sda line lo w to acknowledge that it successfully received th e eight bits of data. the x9429 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. if the command is followed by a data byte the x9429 will respond with a final acknowledge. array description the x9429 is comprised of a resistor array. the array contains 63 discrete resistive segments that are connected in series. the physical ends of the array are equivalent to the fixed terminals of a mechanical potentiometer (v h /r h and v l /r l inputs). at both ends of the array and between each resistor segment is a cmos switch connected to the wiper (v w /r w ) output. within each individual array only one switch may be turned on at a time. these s witches are controlled by the wiper counter register (wcr). the six bits of the wcr are decoded to select, and enable, one of sixty-four switches. the wcr may be written direct ly, or it can be changed by transferring the contents of on e of four associated data registers into the wcr. these data registers and the wcr can be read and written by the host system. device addressing following a start condition, the master must output the address of the slave it is acce ssing. the most significant four bits of the slave address are the device type identifier (refer to figure 1). for the x9429 this is fixed as 0101[b]. the next four bits of the sl ave address are the device address. the physical device address is defined by the state of the a 0 , a 2 , and a 3 inputs. the x9429 compares the serial data stream with the address input state; a successful compare of all three address bits is required for the x9429 to respond with an acknowledge. the a 0 , a 2 , and a 3 inputs can be actively driven by cmos input signals or tied to v cc or v ss . acknowledge polling the disabling of the inputs, during the internal non-volatile write operation, can be used to take advantage of the typical 5ms eeprom write cycle time. once the stop condition is issued to indicate the end of the non-volatile write command, the x9429 initiates the internal write cycle. ack polling can be initiated immediately. this involves issuing the start condition followed by the devic e slave address. if the x9429 is still busy with the write operation, no ack will be returned. if the x9429 has completed t he write operation, an ack will be returned, and the master can then proceed with the next operation. instruction structure the next byte sent to the x9429 contains the instruction and register pointer information. the four most significant bits are the instruction. the next four bits point to one of four associated registers. the format is shown in figure 2. the four high order bits define the instruction. the next two bits (r 1 and r 0 ) select one of the four registers that is to be acted upon when a register ori ented instruction is issued. bits 0 and 1 are defined to be 0. 1 00 a3 a2 0 a0 device type identifier device address 1 figure 1. slave address i1 i2 i3 i0 r1 r0 0 0 register select instructions figure 2. instruction byte format x9429
6 fn8248.3 october 13, 2008 four of the seven instructions end with the transmission of the instruction byte. the basic sequence is illustrated in figure 3. these two-byte instructions exchange data between the wiper counter register and one of the data registers. a transfer from a data register to a wiper counter register is essentially a write to a static ram. the response of the wiper to this action will be delayed t wrl . a transfer from the wiper count er register (current wiper position), to a data register is a write to non-volatile memory and takes a minimum of t wr to complete. four instructions require a three-byte sequence to complete. these instructions transfer data between the host and the x9429; either between the host and one of the data registers or directly between the host and the wiper counter register. these instructions are: flow 1. ack polling sequence non-volatile write command completed enter ack polling issue start issue slave address ack returned? further operation? issue instruction issue stop no yes yes proceed issue stop no proceed s t a r t 0101a3a20a0 a c k i3 i2 i1 i0 r1 r0 0 0 a c k scl sda s t o p figure 3. two-byte instruction sequence x9429
7 fn8248.3 october 13, 2008 table 1. instruction set read wiper counter register (read the current wiper position of the selected pot), write wiper counter register (change current wiper position of the selected pot), read data register (read the contents of the selected nonvolatile register) and write data register (write a new value to the selected data register). t he sequence of operations is shown in figure 4. the increment/decrement command is different from the other commands. once the command is issued and the x9429 has responded with an a cknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. for each scl clock pulse (t high ) while sda is high, the selected wiper will move one resistor segment towards the v h /r h terminal. similarly, for each scl clock pulse while sda is low, the selected wiper will move one resistor segment towards the v l /r l terminal. a detailed illustration of the sequence and timing for this operation are shown in figures 5 and 6 respectively. note: (1)1/0 = data is one or zero instruction instruction set operation i 3 i 2 i 1 i 0 r 1 r 0 x 1 x 0 read wiper counter register 1 0 0 1 0 0 0 0 read the contents of the wiper counter register write wiper counter register 1 0 1 0 0 0 0 0 write new value to the wiper counter register read data register 1 0 1 1 1/0 1/0 0 0 read the contents of the data register pointed to by r 1 - r 0 write data register 1 1 0 0 1/0 1/0 0 0 write new value to the data register pointed to by r 1 - r 0 xfr data register to wiper counter register 1 1 0 1 1/0 1/0 0 0 transfer the contents of the data register pointed to by r 1 - r 0 to its wiper counter register xfr wiper counter register to data register 1 1 1 0 1/0 1/0 0 0 transfer the contents of the wiper counter register to the data register pointed to by r 1 - r 0 increment/decrement wiper counter register 0 0 1 0 0 0 0 0 enable increment/decrement of the wiper counter register s t a r t 0 1 0 1 a3 a2 0 a0 a c k i3 i2 i1 i0 r1 r0 0 0 a c k scl sda s t o p a c k 0 0 d5 d4 d3 d2 d1 d0 figure 4. three-byte instruction sequence s t a r t 0101a3a20a0 a c k i3 i2 i1 i0 r0 0 0 a c k scl sda s t o p i n c 1 i n c 2 i n c n d e c 1 d e c n r1 figure 5. increment/decrement instruction sequence x9429
8 fn8248.3 october 13, 2008 scl sda v w /r w inc/dec cmd issued voltage out t wrid figure 6. increment/decrement timing limits scl from data output from transmitter 1 89 start acknowledge master data output from receiver figure 7. acknowledge response from receiver x9429
9 fn8248.3 october 13, 2008 detailed operation the potentiometer has a wiper counter register and four data registers. a detailed discussion of the register organization and array operation follows. wiper counter register the x9429 contains a wiper counter register. the wiper counter register can be envisioned as a 6-bit parallel and serial load counter with its outputs decoded to select one of sixty-four switches along its resistor array. the contents of the wcr can be altered in four ways: it may be written directly by the host via the write wiper counter register instruction (serial load); it may be written indirectly by transferring the contents of on e of four associated data registers via the xfr data register instruction (parallel load); it can be modified one step at a time by the increment/decrement instruction. finally, it is loaded with the contents of its data register zero (dr0) upon power-up. the wcr is a volatile register; that is, its contents are lost when the x9429 is powered-down. although the register is automatically loaded wi th the value in dr0 upon power-up, it should be noted this may be different from the value present at power-down. data registers the potentiometer has four non volatile data registers. these can be read or written directly by the host and data can be transferred between any of the four data registers and the wiper counter register. it should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms. if the application does not r equire storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could possibly store system parameters or user preference data. register descriptions data registers, (6-bit), non-volatile four 6-bit data regist ers for each xdcp. {d5~d0}: these bits are for gener al purpose not volatile data storage or for storage of up to four different wiper values. the contents of data register 0 are automatically moved to the wiper counter register on power-up. wiper counter register, (6-bit), volatile serial data path from interface circuitry register 0 register 1 register 2 register 3 serial bus input parallel bus input wiper counter register inc/dec logic up/dn clk modified scl up/dn v h /r h v l /r l v w /r w if wcr = 00[h] then v w /r w = v l /r l if wcr = 3f[h] then v w /r w = v h /r h 8 6 c o u n t e r d e c o d e (wcr) figure 8. detailed potentiometer block diagram d5 d4 d3 d2 d1 d0 nv nv nv nv nv nv (msb) (lsb) wp5 wp4 wp3 wp2 wp1 wp0 vvvvvv (msb) (lsb) x9429
10 fn8248.3 october 13, 2008 one 6-bit wiper counter register for each xdcp. {d5~d0}: these bits specify the wiper position of the respective xdcp. the wiper counter register is loaded on power-up by the value in data register 0. the contents of the wcr can be loaded from any of the other data register or directly. the contents of the wcr can be saved in a dr. instruction format notes: 1. ?mack?/?sack?: stands for the acknowledge sent by the master/slave. 2. a3 ~ a0?: stands for the device addresses sent by the master. 3. x?: indicates that it is a ?0? for testing pur pose but physically it is a ?don?t care? condition. 4. ?i?: stands for the increment operation, sda held high during active scl phase (high). 5. ?d?: stands for the decrement operation, sda held low during active scl phase (high). read wiper counter register (wcr) write wiper counter register (wcr) read data register (dr) write data register (dr) s t a r t device type identifier device addresses s a c k instruction opcode s a c k wiper position (sent by slave on sda) m a c k s t o p 0101a 3 a 2 0a 0 1 0 0 10000 00w p 5 w p 4 w p 3 w p 2 w p 1 w p 0 s t a r t device type identifier device addresses s a c k instruction opcode s a c k wiper position (sent by master on sda) s a c k s t o p 0101a 3 a 2 0a 0 1 0 1 00000 00w p 5 w p 4 w p 3 w p 2 w p 1 w p 0 s t a r t device type identifier device addresses s a c k instruction opcode register addresses s a c k wiper position/data (sent by slave on sda) m a c k s t o p 0101a 3 a 2 0a 0 1011r 1 r 0 00 00w p 5 w p 4 w p 3 w p 2 w p 1 w p 0 s t a r t device type identifier device addresses s a c k instruction opcode register addresses s a c k wiper position/data (sent by master on sda) s a c k s t o p high-voltage write cycle 0101a 3 a 2 0a 0 1100r 1 r 0 00 00w p 5 w p 4 w p 3 w p 2 w p 1 w p 0 x9429
11 fn8248.3 october 13, 2008 xfr data register (dr) to wiper counter register (wcr) xfr wiper counter register (w cr) to data register (dr) increment/decrement wiper counter register (wcr) symbol table guidelines for calculating typical values of bus pull-up resistors s t a r t device type identifier device addresses s a c k instruction opcode register addresses s a c k s t o p 0101a 3 a 2 0a 0 1101r 1 r 0 00 s t a r t device type identifier device addresses s a c k instruction opcode register addresses s a c k s t o p high-voltage write cycle 0101a 3 a 2 0a 0 1110r 1 r 0 00 s t a r t device type identifier device addresses s a c k instruction opcode s a c k increment/decrement (sent by master on sda) s t o p 0101a3a20a0 0 0 1 00000 i/ d i/ d ....i/ d i/ d waveform inputs outputs must be steady will be steady may change from low to high will change from low to high may change from high to low will change from high to low don?t care: changes allowed changing: state not known n/a center line is high impedance 120 100 80 40 60 20 20 40 60 80 100 120 0 0 resistance (k) bus capacitance (pf) min. resistance max. resistance r max = c bus t r r min = i ol min v cc max =1.8kw x9429
12 fn8248.3 october 13, 2008 analog specifications (over recommended operating conditions unless otherwise stated.) dc electrical specifications (over the recommended operating conditi ons unless otherwise specified.) absolute maximum rati ngs thermal information supply voltage (v cc limits) x9429 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5v 10% x9429-2.7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7v to 5.5v voltage on scl, sda any address input with respect to v ss : . . . . . . . . . . . . . . . . . . . . . . . . . . . -1v to +7v v = | (v h - v l ) | . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5v i w (10 s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6ma thermal resistance (typical, note 1) ja (c/w) 14 lead tssop . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 16 lead soic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 temperature under bias . . . . . . . . . . . . . . . . . . . . .-65 c to +135 c storage temperature . . . . . . . . . . . . . . . . . . . . . . . .-65c to +150c pb-free reflow profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/pb-freereflow.asp operating conditions temperature range commercial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0c to +70c industrial. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40c to +85c caution: do not operate at or near the maximum ratings listed fo r extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. notes: 1. ja is measured with the component mounted on a low effective ther mal conductivity test board in free air. see tech brief tb379 fo r details symbol parameter test conditions limits min. (note 7) typ. max. (note 7) unit end-to-end resistance tolerance -20 +20 % power rating +25c, each pot 50 mw i w wiper current 3 ma r w wiper resistance wiper current = v cc /r total , v cc = 5v 150 250 wiper current = v cc /r total , v cc = 3v 400 1000 v term voltage on any v h /r h or v l /r l pin v ss = 0v v ss v cc v noise ref: 1khz -120 dbv resolution (note 4) 1.6 % absolute linearity (note 1) v w(n)(actual) - v w(n)(expected) 1 mi (note 3) relative linearity (note 2) v w(n + 1) - [v w(n) + mi ]0.2mi (note 3) temperature coefficient of r total 300 ppm/ c ratiometric temperature coefficient 20 ppm/c c h /c l /c w potentiometer capacitances see ci rcuit #3, spice macromodel 10/10/25 pf symbol parameter test conditions limits min. (note 7) typ max. (note 7) unit i cc1 v cc supply current (nonvolatile write) f scl = 400khz, sda = open, other inputs = v ss 3.5 ma i cc2 v cc supply current (move wiper, write, read) f scl = 400khz, sda = open, other inputs = v ss 170 a i sb v cc current (standby) scl = sda = v cc , addr. = v ss 3a i li input leakage current v in = v ss to v cc 10 a x9429
13 fn8248.3 october 13, 2008 endurance and data retention capacitance power-up timing power-up and power-down requirements there are no restrictions on the power-up or power-down conditions of v cc and the voltage applied to the potentiometer pins provided that v cc is always more positive than or equal to v h , v l , and v w , i.e., v cc v h , v l , v w . the v cc ramp rate spec is always in effect. ac test conditions equivalent ac load circuit circuit #3 spice macro model i lo output leakage current v out = v ss to v cc 10 a v ih input high voltage v cc x 0.7 v cc x 0.5 v v il input low voltage -0.5 v cc x 0.1 v v ol output low voltage i ol = 3ma 0.4 v symbol parameter test conditions limits min. (note 7) typ max. (note 7) unit parameter min. unit minimum endurance 100,000 data changes per bit per register data retention 100 years symbol test typ unit test conditions c i/o (note 5) input/output capacitance (sda) 8 pf v i/o = 0v c in (note 5) input capacitance (a0, a2,and a3 and scl) 6 pf v in = 0v symbol parameter min typ max unit t r v cc (note 6) v cc power-up ramp rate 0.2 50 v/ms notes: 1. absolute linearity is utilized to determine actual wiper volt age versus expected voltage as determined by wiper position when used as a potentiometer. 2. relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. it is a measure of the error in step size. 3. mi = rtot/63 or (r h - r l )/63, single pot 4. typical = individual array resolutions. 5. limits established by characte rization and are not production tested. 6. sample tested only. 7. parts are 100% tested at +25c. over temperature limits established by characterizati on and are not production tested. input pulse levels v cc x 0.1 to v cc x 0.9 input rise and fall times 10ns input and output timing level v cc x 0.5 5v 1533 100pf sda output 2.7v 100pf 10pf r h r total c h 25pf c w c l 10pf r w r l x9429
14 fn8248.3 october 13, 2008 ac timing (over recommended operating conditions) high-voltage write cycle timing xdcp timing symbol parameter min (note 7) max (note 7) unit f scl clock frequency 400 khz t cyc clock cycle time 2500 ns t high clock high time 700 ns t low clock low time 1300 ns t su:sta start setup time 600 ns t hd:sta start hold time 600 ns t su:sto stop setup time 600 ns t su:dat sda data input setup time 100 ns t hd:dat sda data input hold time 30 ns t r scl and sda rise time 300 ns t f scl and sda fall time 300 ns t aa scl low to sda data output valid time 900 ns t dh sda data output hold hime 50 ns t i noise suppression time constant at scl and sda inputs 50 ns t buf bus free time (prior to any transmission) 1300 ns t su:wpa wp , a0, a2, a3 setup time 0 ns t hd:wpa wp , a0, a2, a3 hold time 0 ns symbol parameter typ max unit t wr high-voltage write cycle time (store instructions) 5 10 ms symbol parameter min (note 7) max (note 7) unit t wrpo wiper response time after the third (last) power supply is stable 10 s t wrl wiper response time after instructi on issued (all load instructions) 10 s t wrid wiper response time from an active scl/sck edge (increment/decrement instruction) 10 s x9429
15 fn8248.3 october 13, 2008 timing diagrams start and stop timing input timing output timing xdcp timing (for all load instructions) t su:sta t hd:sta t su:sto scl sda t r (start) (stop) t f t r t f scl sda t high t low t cyc t hd:dat t su:dat t buf scl sda t dh t aa scl sda v w /r w (stop) lsb t wrl x9429
16 fn8248.3 october 13, 2008 xdcp timing (for increment/decrement instruction) write protect and device address pins timing applications information basic configurations of electronic potentiometers scl sda v w /r w t wrid wiper register addr ess inc/dec inc/dec sda scl ... ... ... wp a0, a2, a3 t su:wpa t hd:wpa (start) (stop) (any instruction) v r v w /r w +v r i three terminal potentiometer; variable voltage divider two terminal variable resistor; variable current x9429
17 fn8248.3 october 13, 2008 application circuits noninverting amplifier voltage regulator offset voltage adjustment comparator with hysteresis + ? v s v o r 2 r 1 v o = (1+r 2 /r 1 )v s r 1 r 2 i adj v o (reg) = 1.25v (1+r 2 /r 1 )+i adj r 2 v o (reg) v in 317 + ? v s v o r 2 r 1 v ul = {r 1 /(r 1 +r 2 )} v o (max) v ll = {r 1 /(r 1 +r 2 )} v o (min) 100k 10k 10k 10k +5v tl072 + ? v s v o r 2 r 1 } } x9429
18 fn8248.3 october 13, 2008 application circuits (continued) inverting amplifier equivalent l-r circuit + ? v s v o r 2 r 1 z in = r 2 + s r 2 (r 1 + r 3 ) c 1 = r 2 + s leq (r 1 + r 3 ) >> r 2 + ? v s function generator } } v o = g v s g = - r 2 /r 1 r 2 c 1 r 1 r 3 z in + ? r 2 + ? r 1 } } r a r b frequency r 1 , r 2 , c amplitude r a , r b c attenuator filter + ? v s v o r 3 r 1 v o = g v s -1/2 g +1/2 g o = 1 + r 2 /r 1 fc = 1/(2 rc) r 2 r 4 all r s = 10k + ? v s r 2 r 1 r c v o x9429
19 fn8248.3 october 13, 2008 x9429 thin shrink small outlin e plastic packages (tssop) index area e1 d n 123 -b- 0.10(0.004) c a m bs e -a- b m -c- a1 a seating plane 0.10(0.004) c e 0.25(0.010) b m m l 0.25 0.010 gauge plane a2 notes: 1. these package dimensions are wi thin allowable dimensions of jedec mo-153-ac, issue e. 2. dimensioning and tolerancing per ansi y14.5m - 1982. 3. dimension ?d? does not include mold flash, protrusions or gate burrs. mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. dimension ?e1? does not include in terlead flash or protrusions. inter- lead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side. 5. the chamfer on the body is optional. if it is not present, a visual index feature must be located within the crosshatched area. 6. ?l? is the length of terminal for soldering to a substrate. 7. ?n? is the number of terminal positions. 8. terminal numbers are shown for reference only. 9. dimension ?b? does not include dam bar protrusion. allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of ?b? dimen- sion at maximum material conditi on. minimum space between protru- sion and adjacent lead is 0.07mm (0.0027 inch). 10. controlling dimension: millimete r. converted inch dimensions are not necessarily exact. (angles in degrees) 0.05(0.002) m14.173 14 lead thin shrink small outline plastic package symbol inches millimeters notes min max min max a - 0.047 - 1.20 - a1 0.002 0.006 0.05 0.15 - a2 0.031 0.041 0.80 1.05 - b 0.0075 0.0118 0.19 0.30 9 c 0.0035 0.0079 0.09 0.20 - d 0.195 0.199 4.95 5.05 3 e1 0.169 0.177 4.30 4.50 4 e 0.026 bsc 0.65 bsc - e 0.246 0.256 6.25 6.50 - l 0.0177 0.0295 0.45 0.75 6 n14 147 0 o 8 o 0 o 8 o - rev. 2 4/06
20 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporation?s quality certifications ca n be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn8248.3 october 13, 2008 x9429 small outline plast ic packages (soic) notes: 1. symbols are defined in the ?mo series symbol list? in section 2.2 of publication number 95. 2. dimensioning and tolerancing per ansi y14.5m - 1982. 3. dimension ?d? does not include mold flash, protrusions or gate burrs. mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. dimension ?e? does not include inte rlead flash or protrusions. interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. the chamfer on the body is optional. if it is not present, a visual index feature must be located within the crosshatched area. 6. ?l? is the length of terminal for soldering to a substrate. 7. ?n? is the number of terminal positions. 8. terminal numbers are shown for reference only. 9. the lead width ?b?, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. controlling dimension: millimeter. converted inch dimensions are not necessarily exact. index area e d n 123 -b- 0.25(0.010) c a m bs e -a- l b m -c- a1 a seating plane 0.10(0.004) h x 45 c h 0.25(0.010) b m m m16.3 (jedec ms-013-aa issue c) 16 lead wide body small outline plastic package symbol inches millimeters notes min max min max a 0.0926 0.1043 2.35 2.65 - a1 0.0040 0.0118 0.10 0.30 - b 0.013 0.0200 0.33 0.51 9 c 0.0091 0.0125 0.23 0.32 - d 0.3977 0.4133 10.10 10.50 3 e 0.2914 0.2992 7.40 7.60 4 e 0.050 bsc 1.27 bsc - h 0.394 0.419 10.00 10.65 - h 0.010 0.029 0.25 0.75 5 l 0.016 0.050 0.40 1.27 6 n16 167 0 8 0 8 - rev. 1 6/05

▲Up To Search▲

Price & Availability of X9429WS16I

	To Download X9429WS16I Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .